View CY7C344-25_253489.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

USE ULTRA37000TM FOR ALL NEW DESIGNS
CY7C344B
32-Macrocell MAX(R) EPLD
Features
* High-performance, high-density replacement for TTL, 74HC, and custom logic * 32 macrocells, 64 expander product terms in one LAB * 8 dedicated inputs, 16 I/O pins * 0.8-micron double-metal CMOS EPROM technology * 28-pin, 300-mil DIP, cerDIP or 28-pin HLCC, PLCC package densest EPLD of this size. Eight dedicated inputs and 16 bidirectional I/O pins communicate to one logic array block. In the CY7C344 LAB there are 32 macrocells and 64 expander product terms. When an I/O macrocell is used as an input, two expanders are used to create an input path. Even if all of the I/O pins are driven by macrocell registers, there are still 16 "buried" registers available. All inputs, macrocells, and I/O pins are interconnected within the LAB. The speed and density of the CY7C344 makes it a natural for all types of applications. With just this one device, the designer can implement complex state machines, registered logic, and combinatorial "glue" logic, without using multiple chips. This architectural flexibility allows the CY7C344 to replace multichip TTL solutions, whether they are synchronous, asynchronous, combinatorial, or all three.
Functional Description
Available in a 28-pin, 300-mil DIP or windowed J-leaded ceramic chip carrier (HLCC), the CY7C344 represents the
Logic Block Diagram [1]
15(22) 15(23) 27(6) 28(7) INPUT INPUT INPUT INPUT INPUT INPUT INPUT 1(8) 13(20) 14(21) INPUT/CLK 2(9)
Pin Configurations
HLCC Top View
I/O I/O I/O VCC GND I/O I/O 4 3 2 1 28 27 26 I/O INPUT INPUT INPUT INPUT/CLK I/O I/O 5 6 7 8 9 10 11 25 24 23 22 21 20 19 I/O I/O INPUT INPUT INPUT INPUT I/O I/O I/O I O C O N T R O L I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O 3(10) 4(11) 5(12) 6(13) 9(16) 10(17) V CC GND I/O I/O 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 I/O I/O 11(18) 12(19) 17(24) 18(25) 19(26) 20(27) 23(2) 24(3) 25(4) 26(5) INPUT INPUT/CLK I/O I/O I/O I/O VCC GND I/O I/O I/O I/O INPUT INPUT I/O INPUT INPUT I/O I/O I/O I/O VCC GND I/O I/O I/O I/O INPUT INPUT 12 13 14 1516 1718
MACROCELL 2 MACROCELL 4 MACROCELL 6 MACROCELL 8 MACROCELL 10 MACROCELL 12 MACROCELL 14 MACROCELL 16 MACROCELL 18 MACROCELL 20 MACROCELL 22 MACROCELL 24 MACROCELL 26 MACROCELL 28 MACROCELL 30 MACROCELL 32 B U S G L O B A L
MACROCELL 1 MACROCELL 3 MACROCELL 5 MACROCELL 7 MACROCELL 9 MACROCELL 11 MACROCELL 13 MACROCELL 15 MACROCELL 17 MACROCELL 19 MACROCELL 21 MACROCELL 23 MACROCELL 25 MACROCELL 27 MACROCELL 29 MACROCELL 31
CerDIP Top View
64 EXPANDER PRODUCT TERM ARRAY
32
Cypress Semiconductor Corporation Document #: 38-03006 Rev. *A
*
3901 North First Street
*
San Jose, CA 95134
* 408-943-2600 Revised April 19, 2004
USE ULTRA37000TM FOR ALL NEW DESIGNS
Selection Guide
7C344-15 Maximum Access Time Maximum Operating Current Commercial Military Industrial Maximum Standby Current Commercial Military Industrial
Note: 1. Numbers in () refer to J-leaded packages.
CY7C344B
7C344-25 25 200 220 220 150 170 170 mA Unit ns mA
7C344-20 20 200 220 220 150 170 170
15 200 220 150 170
Document #: 38-03006 Rev. *A
Page 2 of 16
USE ULTRA37000TM FOR ALL NEW DESIGNS
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature .................................-65C to +150C Ambient Temperature with Power Applied...................................................0C to +70C Maximum Junction Temperature (Under Bias)............. 150C Supply Voltage to Ground Potential ............... -2.0V to +7.0V Maximum Power Dissipation...................................1500 mW DC VCC or GND Current ............................................500 mA Range Commercial Industrial Military
CY7C344B
Static Discharge Voltage (per MIL-STD-883, Method 3015) ............................. >2001V DC Output Current, per Pin ......................-25 mA to +25 mA DC Input Voltage[2] .........................................-3.0V to +7.0V DC Program Voltage................................................... +13.0V
Operating Range
Ambient Temperature 0C to +70C -40C to +85C -55C to +125C (Case) Min. 2.4 0.45 2.2 -0.3 VCC+0.3 0.8 +10 +40 -90 150 170 200 220 100 100 VCC 5V 5% 5V 10% 5V 10% Max. Unit V V V V A A mA mA mA mA mA ns ns
Electrical Characteristics Over the Operating Range
Parameter VOH VOL VIH VIL IIX IOZ IOS ICC1 ICC2 tR tF Description Output HIGH Voltage Output LOW Voltage Input HIGH Level Input LOW Level Input Current Output Leakage Current Output Short Circuit Current Power Supply Current (Standby) Power Supply Current Recommended Input Rise Time Recommended Input Fall Time
[3]
Test Conditions VCC = Min., IOH = -4.0 mA VCC = Min., IOL = 8 mA
GND VIN VCC VO = VCC or GND VCC = Max., VOUT = 0.5V[4, 5] Commercial Military/Industrial Commercial Military/Industrial VI = VCC or GND (No Load) VI = VCC or GND (No Load) f = 1.0 MHz[4,6]
-10 -40 -30
Capacitance
Parameter CIN COUT Description Input Capacitance Output Capacitance Test Conditions VIN = 2V, f = 1.0 MHz VOUT = 2.0V, f = 1.0 MHz Max. 10 10 Unit pF pF
AC Test Loads and Waveforms[7]
5V OUTPUT 50 pF INCLUDING JIG AND SCOPE Equivalent to: R2 250 R1 464 5V OUTPUT 5 pF R2 250 R1 464 ALL INPUT PULSES 3.0V GND 6 ns 90% 10% tf 90% 10% 6 ns
tR (a) (b)
tF
THEVENIN EQUIVALENT (commercial/military) 163 OUTPUT 1.75V
Notes: 2. Minimum DC input is -0.3V. During transitions, the inputs may undershoot to -2.0V for periods less than 20 ns. 3. Typical values are for TA = 25C and VCC = 5V. 4. Guaranteed by design but not 100% tested. 5. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. VOUT = 0.5V has been chosen to avoid test problems caused by tester ground degradation. 6. Measured with device programmed as a 16-bit counter. 7. Part (a) in AC Test Load and Waveforms is used for all parameters except tER and tXZ, which is used for part (b) in AC Test Load and Waveforms. All external timing parameters are measured referenced to external pins of the device.
Document #: 38-03006 Rev. *A
Page 3 of 16
USE ULTRA37000TM FOR ALL NEW DESIGNS
Timing Delays
Timing delays within the CY7C344 may be easily determined using Warp(R), Warp ProfessionalTM, or Warp EnterpriseTM software. The CY7C344 has fixed internal delays, allowing the user to determine the worst case timing delays for any design.
CY7C344B
When expander logic is used in the data path, add the appropriate maximum expander delay, tEXP to tS1. Determine which of 1/(tWH + tWL), 1/tCO1, or 1/(tEXP + tS1) is the lowest frequency. The lowest of these frequencies is the maximum data-path frequency for the synchronous configuration. When calculating external asynchronous frequencies, use tAS1 if all inputs are on dedicated input pins. If any data is applied to an I/O pin, tAS2 must be used as the required set-up time. If (tAS2 + tAH) is greater than tACO1, 1/(tAS2 + tAH) becomes the limiting frequency in the data-path mode unless 1/(tAWH + tAWL) is less than 1/(tAS2 + tAH). When expander logic is used in the data path, add the appropriate maximum expander delay, tEXP to tAS1. Determine which of 1/(tAWH + tAWL), 1/tACO1, or 1/(tEXP + tAS1) is the lowest frequency. The lowest of these frequencies is the maximum data-path frequency for the asynchronous configuration. The parameter tOH indicates the system compatibility of this device when driving other synchronous logic with positive input hold times, which is controlled by the same synchronous clock. If tOH is greater than the minimum required input hold time of the subsequent synchronous logic, then the devices are guaranteed to function properly with a common synchronous clock under worst-case environmental and supply voltage conditions. The parameter tAOH indicates the system compatibility of this device when driving subsequent registered logic with a positive hold time and using the same clock as the CY7C344. In general, if tAOH is greater than the minimum required input hold time of the subsequent logic (synchronous or asynchronous), then the devices are guaranteed to function properly under worst-case environmental and supply voltage conditions, provided the clock signal source is the same. This also applies if expander logic is used in the clock signal path of the driving device, but not for the driven device. This is due to the expander logic in the second device's clock signal path adding an additional delay (tEXP), causing the output data from the preceding device to change prior to the arrival of the clock signal at the following device's register.
Design Recommendations
Operation of the devices described herein with conditions above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure to absolute maximum ratings conditions for extended periods of time may affect device reliability. The CY7C344 contains circuitry to protect device pins from high-static voltages or electric fields; however, normal precautions should be taken to avoid applying any voltage higher than maximum rated voltages. For proper operation, input and output pins must be constrained to the range GND (VIN or VOUT) VCC. Unused inputs must always be tied to an appropriate logic level (either VCC or GND). Each set of VCC and GND pins must be connected together directly at the device. Power supply decoupling capacitors of at least 0.2 F must be connected between VCC and GND. For the most effective decoupling, each VCC pin should be separately decoupled.
Timing Considerations
Unless otherwise stated, propagation delays do not include expanders. When using expanders, add the maximum expander delay tEXP to the overall delay. When calculating synchronous frequencies, use tS1 if all inputs are on the input pins. tS2 should be used if data is applied at an I/O pin. If tS2 is greater than tCO1, 1/tS2 becomes the limiting frequency in the data-path mode unless 1/(tWH + tWL) is less than 1/tS2.
EXPANDER DELAY t EXP LOGIC ARRAY CONTROLDELAY tCLR tLAC tPRE INPUT DELAY tIN LOGIC ARRAY tRSU DELAY tRH tLAD SYSTEM CLOCK DELAYtICS I/O I/O DELAY tIO CLOCK DELAY tIC
REGISTER OUTPUT DELAY OUTPUT tRD tCOMB tLATCH tOD tXZ tZX
INPUT
I/O
FEEDBACK DELAY tFD
C344-7
Figure 1. CY7C344 Timing Model
Document #: 38-03006 Rev. *A
Page 4 of 16
USE ULTRA37000TM FOR ALL NEW DESIGNS
External Synchronous Switching Characteristics Over Operating Range
Parameter tPD1 tPD2 tPD3 tPD4 tEA tER tCO1 tCO2 tS tH tWH tWL tRW tRR tRO tPW tPR Description Dedicated Input to Combinatorial Output Delay[8] Com'l/Ind Mil I/O Input to Combinatorial Output Delay
[9] [7]
CY7C344B
7C344-20 Min. Max. 20 20 20 20 30 30 30 30 20 20 20 20 12 12 22 22 12 12 0 0 7 7 7 7 20 20 20 20 15 15 20 20 20 20 20 20 25 25 25 25 ns 15 15 0 0 8 8 8 8 25 25 25 25 25 25 ns ns ns ns ns ns ns 7C344-25 Min. Max. 25 25 25 25 40 40 40 40 25 25 25 25 15 15 29 29 ns ns ns ns ns ns ns ns Unit ns
7C344-15 Min. Max. 15 15 15 15 30 30 30 30 20 20 20 20 10 10 20 20 10 10 0 0 6 6 6 6 20 20 20 20
Com'l/Ind Mil Com'l/Ind Mil Com'l/Ind Mil Com'l/Ind Mil Com'l/Ind Mil Com'l/Ind Mil Com'l/Ind Mil Com'l/Ind Mil Com'l/Ind Mil Com'l/Ind Mil Com'l/Ind Mil Com'l/Ind Mil
Dedicated Input to Combinatorial Output Delay with Expander Delay[10] I/O Input to Combinatorial Output Delay with Expander Delay[4, 11] Input to Output Enable Delay[4] Input to Output Disable Delay
[4]
Synchronous Clock Input to Output Delay Synchronous Clock to Local Feedback to Combinatorial Output[4, 12] Dedicated Input or Feedback Set-Up Time to Synchronous Clock Input Input Hold Time from Synchronous Clock Input[7] Synchronous Clock Input HIGH Time[4] Synchronous Clock Input LOW Time[4] Asynchronous Clear Width[4] Asynchronous Clear Recovery Time[4]
Com'l/Ind Mil Com'l/Ind Mil Com'l /Ind Mil Com'l /Ind Mil
Asynchronous Clear to Registered Output Delay[4] Asynchronous Preset Width[4] Asynchronous Preset Recovery Time[4]
20 20 20 20
Notes: 8. This parameter is the delay from an input signal applied to a dedicated input pin to a combinatorial output on any output pin. This delay assumes no expander terms are used to form the logic function. 9. This parameter is the delay associated with an input signal applied to an I/O macrocell pin to any output. This delay assumes no expander terms are used to form the logic function. 10. This parameter is the delay associated with an input signal applied to a dedicated input pin to combinatorial output on any output pin. This delay assumes expander terms are used to form the logic function and includes the worst-case expander logic delay for one pass through the expander logic. This parameter is tested periodically by sampling production material. 11. This parameter is the delay associated with an input signal applied to an I/O macrocell pin to any output pin. This delay assumes expander terms are used to form the logic function and includes the worst-case expander logic delay for one pass through the expander logic. This parameter is tested periodically by sampling production material. 12. This specification is a measure of the delay from synchronous register clock input to internal feedback of the register output signal to a combinatorial output for which the registered output signal is used as an input. This parameter assumes no expanders are used in the logic of the combinatorial output and the register is synchronously clocked. This parameter is tested periodically by sampling production material.
Document #: 38-03006 Rev. *A
Page 5 of 16
USE ULTRA37000TM FOR ALL NEW DESIGNS
External Synchronous Switching Characteristics Over Operating Range (continued)[7]
7C344-15 Parameter tPO tCF tP fMAX1 fMAX2 fMAX3 fMAX4 tOH Description Asynchronous Preset to Registered Output Delay[4] Com'l /Ind Mil Mil External Synchronous Clock Period (1/fMAX3)[4] External Maximum Frequency(1/(tCO1 + tS)) Maximum Frequency with Internal Only Feedback (1/(tCF + tS))[4, 15] Data Path Maximum Frequency, least of 1/(tWL + tWH), 1/(tS + tH), or (1/tCO1)[4, 16] Maximum Register Toggle Frequency 1/(tWL + tWH)[4, 17] Output Data Stable Time from Synchronous Clock Input[4, 18]
[4, 14]
CY7C344B
7C344-20 Min. Max. 20 20 4 4 14 14 41.6 41.6 62.5 62.5 71.4 71.4 71.4 71.4 3 3 16 16 33.3 33.3 45.4 45.4 62.5 62.5 62.5 62.5 3 3 ns MHz MHz MHz MHz 7C344-25 Min. Max. 25 25 7 7 ns ns Unit ns
Min.
Max. 15 15 4 4
Synchronous Clock to Local Feedback Input[4, 13] Com'l /Ind Com'l/Ind Mil Com'l/Ind Mil Com'l/Ind Mil Com'l/Ind Mil Com'l/Ind Mil Com'l/Ind Mil 13 13 50.0 50.0 71.4 71.4 83.3 83.3 83.3 83.3 3 3
Notes: 13. This specification is a measure of the delay associated with the internal register feedback path. This delay plus the register set-up time, tS, is the minimum internal period for an internal state machine configuration. This parameter is tested periodically by sampling production material. 14. This specification indicates the guaranteed maximum frequency at which a state machine configuration with external only feedback can operate. 15. This specification indicates the guaranteed maximum frequency at which a state machine with internal-only feedback can operate. If register output states must also control external points, this frequency can still be observed as long as it is less than 1/tCO1. This specification assumes no expander logic is used. This parameter is tested periodically by sampling production material. 16. This frequency indicates the maximum frequency at which the device may operate in data-path mode (dedicated input pin to output pin). This assumes that no expander logic is used. 17. This specification indicates the guaranteed maximum frequency in synchronous mode, at which an individual output or buried register can be cycled by a clock signal applied to either a dedicated input pin or an I/O pin. 18. This parameter indicates the minimum time after a synchronous register clock input that the previous register output data is maintained on the output pin.
Document #: 38-03006 Rev. *A
Page 6 of 16
USE ULTRA37000TM FOR ALL NEW DESIGNS
External Asynchronous Switching Characteristics Over Operating Range[7]
7C344-15 Parameter tACO1 tACO2 tAS tAH tAWH tAWL tACF tAP fMAXA1 fMAXA2 fMAXA3 fMAXA4 tAOH Description Asynchronous Clock Input to Output Delay Asynchronous Clock Input to Local Feedback to Combinatorial Output[19] Dedicated Input or Feedback Set-Up Time to Asynchronous Clock Input Input Hold Time from Asynchronous Clock Input Asynchronous Clock Input HIGH Time[4, 20] Asynchronous Clock Input LOW Time[4] Com'l/Ind Mil Com'l/Ind Mil Com'l/Ind Mil Com'l/Ind Mil Com'l/Ind Mil Com'l/Ind Mil Asynchronous Clock to Local Feedback Input[4, 21] External Asynchronous Clock Period (1/fMAX4)[4] Com'l/Ind Mil Com'l/Ind Mil External Maximum Frequency in Asynchronous Mode 1/(tACO1 + tAS)[4, 22] Maximum Internal Asynchronous Frequency 1/(tACF + tAS) or 1/(tAWH + tAWL)[4, 23] Data Path Maximum Frequency in Asynchronous Mode[4, 24] Maximum Asynchronous Register Toggle Frequency 1/(tAWH + tAWL)[4, 25] Com'l/Ind Mil Com'l/Ind Mil Com'l/Ind Mil Com'l/Ind Mil 13 13 45.4 45.4 40 40 66.6 66.6 76.9 76.9 15 15 7 7 7 7 6 6 7 7 18 18 16 16 34.4 34.4 37 37 50 50 62.5 62.5 15 15 15 15 30 30 9 9 9 9 7 7 9 9 18 18 7C344-20 20 20 30 30
CY7C344B
7C344-25 Unit ns ns ns ns ns ns 21 21 20 20 27 27 30.3 30.3 40 40 50 50 15 15 ns MHz MHz MHz MHz ns ns 25 25 37 37 12 12 12 12 9 9 11 11
Min. Max. Min. Max. Min. Max.
Output Data Stable Time from Asynchronous Clock Com'l/Ind Input[4, 26] Mil
Notes: 19. This specification is a measure of the delay from an asynchronous register clock input to internal feedback of the registered output signal to a combinatorial output for which the registered output signal is used as an input. Assumes no expanders are used in logic of combinatorial output or the asynchronous clock input. This parameter is tested periodically by sampling production material. 20. This parameter is measured with a positive-edge-triggered clock at the register. For negative edge triggering, the tAWH and tAWL parameters must be swapped. If a given input is used to clock multiple registers with both positive and negative polarity, tAWH should be used for both tAWH and tAWL. 21. This specification is a measure of the delay associated with the internal register feedback path for an asynchronously clocked register. This delay plus the asynchronous register set-up time, tAS, is the minimum internal period for an asynchronously clocked state machine configuration. This delay assumes no expander logic in the asynchronous clock path. This parameter is tested periodically by sampling production material. 22. This parameter indicates the guaranteed maximum frequency at which an asynchronously clocked state machine configuration with external feedback can operate. It is assumed that no expander logic is employed in the clock signal path or data path. 23. This specification indicates the guaranteed maximum frequency at which an asynchronously clocked state machine with internal-only feedback can operate. If register output states must also control external points, this frequency can still be observed as long as this frequency is less than 1/tACO1. This specification assumes no expander logic is utilized. This parameter is tested periodically by sampling production material. 24. This specification indicates the guaranteed maximum frequency at which an individual output or buried register can be cycled in asynchronously clocked mode. This frequency is least of 1/(tAWH + tAWL), 1/(tAS + tAH), or 1/tACO1. It also indicates the maximum frequency at which the device may operate in the asynchronously clocked data-path mode. Assumes no expander logic is used. 25. This specification indicates the guaranteed maximum frequency at which an individual output or buried register can be cycled in asynchronously clocked mode by a clock signal applied to an external dedicated input or an I/O pin. 26. This parameter indicates the minimum time that the previous register output data is maintained on the output pin after an asynchronous register clock input to an external dedicated input or I/O pin.
Document #: 38-03006 Rev. *A
Page 7 of 16
USE ULTRA37000TM FOR ALL NEW DESIGNS
Typical Internal Switching Characteristics Over Operating Range[7]
7C344-15 Parameter tIN tIO tEXP tLAD tLAC tOD tZX tXZ tRSU tRH tLATCH tRD tCOMB tCH tCL tIC tICS tFD tPRE Description Dedicated Input Pad and Buffer Delay I/O Input Pad and Buffer Delay Expander Array Delay Logic Array Data Delay Logic Array Control Delay Output Buffer and Pad Delay Output Buffer Enable Delay[27] Output Buffer Disable Delay Register Set-Up Time Relative to Clock Signal at Register Register Hold Time Relative to Clock Signal at Register Flow-Through Latch Delay Register Delay Transparent Mode Clock HIGH Time Clock LOW Time Asynchronous Clock Logic Delay Synchronous Clock Delay Feedback Delay Asynchronous Register Preset Time Delay[28] Com'l/Ind Mil Com'l/Ind Mil Com'l/Ind Mil Com'l/Ind Mil Com'l/Ind Mil Com'l/Ind Mil Com'l/Ind Mil Com'l/Ind Mil Com'l/Ind Mil Com'l/Ind Mil Com'l/Ind Mil Com'l/Ind Mil Com'l/Ind Mil Com'l/Ind Mil Com'l/Ind Mil Com'l/Ind Mil Com'l/Ind Mil Com'l/Ind Mil Com'l/Ind Mil 6 6 6 6 7 7 1 1 1 1 5 5 5 5 7 7 1 1 1 1 1 1 7 7 7 7 8 8 2 2 1 1 6 6 Min. Max. 4 4 4 4 8 8 7 7 5 5 4 4 7 7 7 7 5 5 9 9 1 1 1 1 1 1 7C344-20 Min. Max. 5 5 5 5 10 10 9 9 7 7 5 5 8 8 8 8
CY7C344B
7C344-25 Min. Max. 7 7 7 7 15 15 10 10 7 7 5 5 11 11 11 11 8 8 12 12 3 3 1 1 3 3 8 8 8 8 10 10 3 3 1 1 9 9 ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns Unit ns
Notes: 27. Sample tested only for an output change of 500 mV. 28. This specification guarantees the maximum combinatorial delay associated with the macrocell register bypass when the macrocell is configured for combinatorial operation.
Document #: 38-03006 Rev. *A
Page 8 of 16
USE ULTRA37000TM FOR ALL NEW DESIGNS
Typical Internal Switching Characteristics Over Operating Range[7] (continued)
7C344-15 Parameter tCLR tPCW tPCR Description Asynchronous Register Clear Time Asynchronous Preset and Clear Pulse Width Com'l/Ind Mil Com'l/Ind Mil Asynchronous Preset and Clear Recovery Time Com'l/Ind Mil 5 5 5 5 Min. Max. 5 5 5 5 5 5 7C344-20 Min. Max. 6 6
CY7C344B
7C344-25 Min. Max. 9 9 7 7 7 7 ns ns Unit ns
Switching Waveforms
External Combinatorial
DEDICATED INPUT/ I/O INPUT tPD1/tPD2 COMBINATORIAL OUTPUT tER COMBINATORIAL OR REGISTERED OUTPUT tEA HIGH-IMPEDANCE THREE-STATE VALID OUTPUT HIGH-IMPEDANCE THREE-STATE
External Synchronous
DEDICATED INPUTS OR REGISTERED FEEDBACK tS SYNCHRONOUS CLOCK tCO1 ASYNCHRONOUS CLEAR/PRESET tOH tRO/tPO REGISTERED OUTPUTS tCO2 COMBINATORIAL OUTPUT FROM REGISTERED FEEDBACK [12] tRW/tPW tRR/tPR tH tWH tWL
Document #: 38-03006 Rev. *A
Page 9 of 16
USE ULTRA37000TM FOR ALL NEW DESIGNS
Switching Waveforms (continued)
External Asynchronous
DEDICATED INPUTS OR REGISTERED FEEDBACK tAS ASYNCHRONOUS CLOCK INPUT tAH tAWH tAWL
CY7C344B
tACO1 tAOH
tRW/tPW
tRR/tPR
ASYNCHRONOUS CLEAR/PRESET
tRO/tPO ASYNCHRONOUS REGISTERED OUTPUTS tACO2 COMBINATORIAL OUTPUT FROM ASYNCH. REGISTERED FEEDBACK [19]
Internal Combinatorial
tIN INPUT PIN tIO I/O PIN tEXP EXPANDER ARRAY DELAY tLAC, tLAD LOGIC ARRAY INPUT tPIA
LOGIC ARRAY OUTPUT
Document #: 38-03006 Rev. *A
Page 10 of 16
USE ULTRA37000TM FOR ALL NEW DESIGNS
Switching Waveforms (continued)
Internal Asynchronous
tIOR t CLOCK PIN tIN CLOCK INTO LOGIC ARRAY tIC CLOCK FROM LOGIC ARRAY tRSU DATA FROM LOGIC ARRAY tRD,tLATCH REGISTER OUTPUT TO LOCAL LAB LOGIC ARRAY tPIA REGISTER OUTPUT TO ANOTHER LAB tFD tCLR,tPRE tRH tAWH tAWL tF
CY7C344B
tFD
Internal Synchronous (Input Path)
tCH SYSTEM CLOCK PIN tIN SYSTEM CLOCK AT REGISTER tRSU DATA FROM LOGIC ARRAY tRH tICS tCL
Internal Synchronous (Output Path)
CLOCK FROM LOGIC ARRAY
tRD
tOD
DATA FROM LOGIC ARRAY tXZ OUTPUT PIN HIGH Z tZX
Document #: 38-03006 Rev. *A
Page 11 of 16
USE ULTRA37000TM FOR ALL NEW DESIGNS
Ordering Information
Speed (ns) 15 Ordering Code CY7C344-15HC/HI CY7C344-15JC/JI CY7C344-15PC/PI CY7C344-15WC/WI 20 CY7C344-20HC/HI CY7C344-20JC/JI CY7C344-20PC/PI CY7C344-20WC/WI CY7C344-20HMB CY7C344-20WMB 25 CY7C344-25HC/HI CY7C344-25JC/JI CY7C344-25PC/PI CY7C344-25WC/WI CY7C344-25HMB CY7C344-25WMB Package Name H64 J64 P21 W22 H64 J64 P21 W22 H64 W22 H64 J64 P21 W22 H64 W22 Package Type 28-Lead Windowed Leaded Chip Carrier 28-Lead Plastic Leaded Chip Carrier 28-Lead (300-Mil) Molded DIP 28-Lead Windowed CerDIP 28-Lead Windowed Leaded Chip Carrier 28-Lead Plastic Leaded Chip Carrier 28-Lead (300-Mil) Molded DIP 28-Lead Windowed CerDIP 28-Lead Windowed Leaded Chip Carrier 28-Lead Windowed CerDIP 28-Lead Windowed Leaded Chip Carrier 28-Lead Plastic Leaded Chip Carrier 28-Lead (300-Mil) Molded DIP 28-Lead Windowed CerDIP 28-Lead Windowed Leaded Chip Carrier 28-Lead Windowed CerDIP Military Military
CY7C344B
Operating Range Commercial/Industrial
Commercial/Industrial
Commercial/Industrial
MILITARY SPECIFICATIONS Group A Subgroup Testing DC Characteristics
Parameter VOH VOL VIH VIL IIX IOZ ICC1 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 Subgroups
Switching Characteristics
Parameter tPD1 tPD2 tPD3 tCO1 tS tH tACO1 tACO1 tAS tAH Subgroups 7, 8, 9, 10, 11 7, 8, 9, 10, 11 7, 8, 9, 10, 11 7, 8, 9, 10, 11 7, 8, 9, 10, 11 7, 8, 9, 10, 11 7, 8, 9, 10, 11 7, 8, 9, 10, 11 7, 8, 9, 10, 11 7, 8, 9, 10, 11
Document #: 38-03006 Rev. *A
Page 12 of 16
USE ULTRA37000TM FOR ALL NEW DESIGNS
Package Diagrams
28-Pin Windowed Leaded Chip Carrier H64
CY7C344B
51-80077-**
Document #: 38-03006 Rev. *A
Page 13 of 16
USE ULTRA37000TM FOR ALL NEW DESIGNS
Package Diagrams (continued)
28-Lead Plastic Leaded Chip Carrier J64
CY7C344B
51-85001-*A
28-Lead (300-Mil) PDIP P21
14
1
DIMENSIONS IN INCHES[MM] REFERENCE JEDEC MO-095 PART # P28.3 STANDARD PKG. LEAD FREE PKG. PZ28.3
0.030[0.76] 0.080[2.03]
MIN. MAX.
0.260[6.60] 0.280[7.11]
15
28
SEATING PLANE 1.370[34.79] 1.425[36.19]
0.290[7.36] 0.325[8.25] 0.120[3.05] 0.140[3.55] 0.009[0.23] 0.012[0.30]
0.140[3.55] 0.190[4.82] 0.115[2.92] 0.160[4.06]
3 MIN.
0.015[0.38] 0.060[1.52] 0.090[2.28] 0.110[2.79] 0.055[1.39] 0.065[1.65]
0.015[0.38] 0.020[0.50]
0.310[7.87] 0.385[9.78]
51-85014-*C
Document #: 38-03006 Rev. *A
Page 14 of 16
USE ULTRA37000TM FOR ALL NEW DESIGNS
Package Diagrams (continued)
28-Lead (300-Mil) Windowed CerDIP W22
MIL-STD-1835 D-15 Config. A
CY7C344B
51-80087-**
MAX and Warp are registered trademarks and Ultra37000, Warp Professional and Warp Enterprise are trademarks of Cypress Semiconductor Corporation. All products and company names mentioned in this document may be the trademarks of their respective holders.
Document #: 38-03006 Rev. *A
Page 15 of 16
(c) Cypress Semiconductor Corporation, 2004. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.
USE ULTRA37000TM FOR ALL NEW DESIGNS
Document History Page
Document Title: CY7C344 32-Macrocell MAX(R) EPLD Document Number: 38-03006 REV. ** *A ECN NO. 106271 213375 Issue Date 04/19/01 See ECN Orig. of Change SZV FSG Description of Change Change from Spec number: 38-00127 to 38-03006
CY7C344B
Added note to title page: "Use Ultra37000 For All New Designs"
Document #: 38-03006 Rev. *A
Page 16 of 16

▲Up To Search▲

Price & Availability of CY7C344-25

	To Download CY7C344-25 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .